

Silicon diffused power transistors

BUT12; BUT12A

High-voltage, high-speed, glass-passivated npn power transistors in a TO220 envelope intended for use in converters, inverters, switching regulators, motor control systems, etc.


QUICK REFERENCE DATA

			BUT12	BUT12A
Collector-emitter voltage				
peak value; $V_{BE} = 0$	V_{CESM}	max.	850	1000 V
open base	V_{CEO}	max.	400	450 V
Collector-emitter saturation voltage	V_{CEsat}	max.	1.5	1.5 V
Collector current				
saturation	I_{Csat}	max.	6.0	5.0 A
DC	I_C	max.	8	A
peak value	I_{CM}	max.	20	A
Total power dissipation	P_{tot}	max.	125	W
up to $T_{mb} = 25\text{ }^{\circ}\text{C}$				
Fall time	t_f	max.	0.8	μs

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO220AB.



Collector connected to mounting base.

7110826 0077702 7T7

December 1991

297

Silicon diffused power transistors

BUT12; BUT12A

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			BUT12	BUT12A
Collector-emitter voltage peak value; $V_{BE} = 0$ open base	V_{CESM}	max.	850	1000 V
	V_{CEO}	max.	400	450 V
Collector current saturation DC peak value	I_{Csat}		6.0	5.0 A
	I_C	max.	8	A
	I_{CM}	max.	20	A
Base current DC peak value	I_B	max.	4.0	A
	I_{BM}	max.	6.0	A
Total power dissipation up to $T_{mb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	125	W
Storage temperature range	T_{stg}		-65 to +150	$^{\circ}\text{C}$
Junction temperature	T_j	max.	150	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to mounting base	$R_{th\ j-mb}$	=	1.0	K/W
--------------------------------	----------------	---	-----	-----

CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Collector cut-off currents*

 $V_{CE} = V_{CESmax}; V_{BE} = 0$ $V_{CE} = V_{CESmax}; V_{BE} = 0; T_j = 125\text{ }^{\circ}\text{C}$

Emitter cut-off current

 $V_{EB} = 9\text{ V}; I_C = 0$

I_{CES}	max.	1.0	mA
I_{CES}	max.	3.0	mA
I_{EBO}	max.	10	mA

* Measured with a half-sinewave voltage (curve tracer).

7110826 0077703 633

December 1991

298

Silicon diffused power transistors

BUT12; BUT12A

			BUT12	BUT12A
Saturation voltages				
$I_C = 6 \text{ A}; I_B = 1.2 \text{ A}$	V_{CEsat}	max.	1.5	— V
	V_{BEsat}	max.	1.5	— V
$I_C = 5 \text{ A}; I_B = 1.0 \text{ A}$	V_{CEsat}	max.	—	1.5 V
	V_{BEsat}	max.	—	1.5 V
DC current gain				
$I_C = 10 \text{ mA}; V_{CE} = 5 \text{ V}$	h_{FE}	min.	10	
	h_{FE}	typ.	18	
	h_{FE}	max.	35	
$I_C = 1 \text{ A}; V_{CE} = 5 \text{ V}$	h_{FE}	min.	10	
	h_{FE}	typ.	20	
	h_{FE}	max.	35	
Collector-emitter sustaining voltage (Figs 2 and 3)				
$I_C = 100 \text{ mA}; I_{B \text{ off}} = 0; L = 25 \text{ mH}$	$V_{CEOsust}$	min.	400	450 V
Switching times resistive load (Figs 4 and 5)				
$I_{C \text{ on}} = 6 \text{ A}; I_{B \text{ on}} = -I_{B \text{ off}} = 1.2 \text{ A}$				
Turn-on time	t_{on}	max.	1.0	— μs
Turn-off;				
storage time	t_s	max.	4.0	— μs
fall time	t_f	max.	0.8	— μs
$I_{C \text{ on}} = 5 \text{ A}; I_{B \text{ on}} = -I_{B \text{ off}} = 1.0 \text{ A}$				
Turn-on time	t_{on}	max.	—	1.0 μs
Turn-off;				
storage time	t_s	max.	—	4.0 μs
fall time	t_f	max.	—	0.8 μs
Switching times inductive load (Figs 5 and 6)				
$I_{C \text{ on}} = 6 \text{ A}; I_{B \text{ on}} = 1.2 \text{ A}$				
$V_{CL} = 250 \text{ V}; T_c = 100^\circ\text{C}$				
Turn-off;				
storage time	t_s	typ.	1.9	— μs
	t_s	max.	2.5	— μs
fall time	t_f	typ.	200	— ns
	t_f	max.	300	— ns
$I_{C \text{ on}} = 5 \text{ A}; I_{B \text{ on}} = 1.0 \text{ A}$				
$V_{CL} = 300 \text{ V}; T_c = 100^\circ\text{C}$				
Turn-off;				
storage time	t_s	typ.	—	1.9 μs
	t_s	max.	—	2.5 μs
fall time	t_f	typ.	—	200 ns
	t_f	max.	—	300 ns



7110826 0077704 57T

December 1991

299

Silicon diffused power transistors

BUT12; BUT12A

Fig. 2 Test circuit for $V_{CEOsust}$.

The values of R_B and R_L are selected in accordance with $I_{C\text{ on}}$ and I_B requirements.

Fig. 4 Test circuit resistive load.




Fig. 6 Test circuit inductive load and reverse bias SOAR.




Fig. 3 Oscilloscope display for sustaining voltage.



Fig. 5 Switching times waveforms with resistive load; $t_r \leq 20 \text{ ns}$.

Fig. 7 Switching times waveforms with inductive load.


7110826 0077705 406

December 1991

300

Silicon diffused power transistors

BUT12; BUT12A



- (1) P_{tot} max and P_{tot} peak max lines.
- (2) Second-breakdown limits.
- I Region of permissible DC operation
- II Permissible extension for repetitive pulse operation

Fig. 8 Safe operating area at $T_{mb} < 25^{\circ}\text{C}$.

7110826 0077706 342

December 1991

301

Silicon diffused power transistors

BUT12; BUT12A




Fig. 9 Reverse bias SOAR; $T_C = 100\text{ }^{\circ}\text{C}$;
 $V_{BE} = -1\text{ V to } -5\text{ V}$.




Fig. 10 Total power dissipation and second
 breakdown current derating curve.




Fig. 11 Typical values DC current gain.

7110826 0077707 289

December 1991

302

Silicon diffused power transistors

BUT12; BUT12A




Fig. 12 Base-emitter voltage as a function of base current at $T_j = 25^\circ\text{C}$.




Fig. 13 Typical values base and collector voltage at $I_C/I_B = 5$.

7110826 0077708 115

December 1991

303

Silicon diffused power transistors

BUT12; BUT12A




Fig. 14 Typical (—) and max. (---) values collector emitter saturation voltage at $T_j = 25$ °C.




Fig. 15 Thermal response at pulse power conditions.

7110826 0077709 051

December 1991

304