dual 4-bit stat.shift reg